Abstract-Silicon Carbide (SiC) devices are becoming increasingly available in the market due to the fact that its manufacturing process is more mature. Many are their advantages with respect to the silicon (Si) devices as, for example, higher blocking capability, lower conduction voltage drop and faster transitions, which makes them more suitable for high-power and high-frequency converters. The purpose of this paper is to study the switching behavior of the two configurations more-widely studied in the literature using SiC devices: the normally-on SiC JFET and the cascode using a normally-on SiC JFET and a low-voltage Si MOSFET. A comparison regarding the turn-on and turn-off losses of both configurations is detailed and the results are verified with the experimental efficiency results obtained in a boost converter operating in both Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM). Furthermore, a special attention will be focused on the switching behavior of the cascode configuration and the effect of its low-voltage MOSFET is analyzed and different Si devices are compared. The study carried out will confirm that the overall switching losses of the JFET are lower, making it more suitable to operate in CCM in terms of the global efficiency of the converter. Nevertheless, the lowest turn-off losses of the cascode highlight this device as the most appropriate one for DCM when ZVS is achieved at the turn-on of the main switch. Finally, all theoretical results have been verified by an experimental 600W boost converter.
INTRODUCTION
Silicon Carbide (SiC) devices are growing in relevance in the last few years as a result of their more matured technology and their subsequent appearance in the market. The advantages of these devices with respect to the silicon (Si) counterpart can be summarized in higher electrical breakdown field (eight times higher) and thermal conductivity (three times higher) [1] [2] [3] . These benefits derive in higher voltage block capability, faster switching transitions, lower on-state voltage drop and lower thermal resistance, which make SiC devices suitable for high-power and high-frequency converters.
Although SiC diodes have been commercially available for a long time and, therefore, they are commonly used in Switching Mode Power Supplies (SMPS), the introduction of SiC transistors in the market is much more recent, not being so widespread in power electronics applications. Nowadays, there are different configurations of SiC transistors such as MOSFETs, JFETs (normally-on and normally-off) and cascodes, although the most extended ones in the literature are the normally-on JFET and the cascode because of their good performance. The main disadvantage of the first one (i.e. JFET) is the necessity of implementing new drivers [4] [5] [6] which supply negative voltages in order to turn-off the device properly. Moreover, due to the normally-on characteristic of these devices, some solutions have to be included when replacing Si transistors (e.g. start-up circuitry, protections, etc) [7] [8] [9] . Nevertheless, with the cascode configuration it is possible to turn a normally-on device as the JFET into a normally-off one by means of adding a low-voltage Si MOSFET. The price to pay is the increase of the on-resistance.
The cascode configuration is well-known and it has been used and studied deeply [10] [11] [12] [13] [14] for a long time although its use was not so widespread. Nevertheless, the appearance of the new SiC devices recovers the use of this configuration due to the fact that it makes possible taking advantage of the speed of SiC devices while maintaining a typical commercial driver to control the switch. In this sense, the study of the switching process in the SiC JFET/ Si MOSFET cascode configuration is an interesting topic in the world of SMPS to make the most of this configuration. With respect to this, several papers present simulations and analysis of practical results in both transitions (i.e. turn-on and turn-off) in the switching process of the cascode [11] and [15] . However, a comparative study of both transitions between the SiC JFET and the SiC JFET/Si MOSFET cascode could introduce a new perspective about which solution is the more appropriate depending on the converter operation conditions. The aim of this paper is to present a comparison in terms of the switching performance of the normally-on JFET and the cascode configuration, composed of a normally-on JFET and a low-voltage Si MOSFET. Firstly, a theoretical analysis of the cascode configuration in both switching transitions is presented, showing a model that defines all the voltage and current waveforms of the cascode from a circuitry analysis in the time domain and complementing it with a detailed explanation of the switching process, showing both the key conclusions about it and the difference with the switching process of a normally-on JFET. After this, the theoretical results and conclusions are verified experimentally in three ways: with the obtained time domain waveforms, with the switching losses determined from the experimental waveforms and in terms of the efficiency of the converter. Furthermore, in the case of the cascode, two different options are evaluated changing the low-voltage MOSFET as it was presented in [11] . In this case, a corroboration of the main benefits and disadvantages of the choice of the low-voltage MOSFET in the overall switching behavior are presented in this paper based on the proposed model, the experimental waveforms and efficiency measurements.
The boost converter has been selected to carry out the experimental comparison between the two selected configurations. To verify the conclusions extracted from the theoretical analysis, several tests have been carried out with the converter operating in Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM) at 600 W output power.
II. SWITCHING ANALYSIS OF THE SIC JFET/SI MOSFET CASCODE CONFIGURATION
The purpose of this section is to analyze the turn-on and turnoff switching transitions of the SiC JFET/Si MOSFET cascode configuration. The second objective is to highlight the differences to the normally-on JFET switching transitions. Figure 1 shows the waveforms of the turn-on of the cascode configuration over an inductive load circuit. All the transitions of these waveforms in each interval will be properly explained over the equivalent circuit shown in Fig 2. 
A. ) Switching behavior at turn-on

1) Interval [t 1 , t 2 ]
Prior to t 1 , the output voltage of the driver is zero, the lowvoltage MOSFET is off and its drain to source voltage (v dsm ) is defined by the leakage drain current that the JFET allows (V i ). Also, this voltage is applied between the gate and the source of the JFET (v gsJ =-v dsm ), and therefore, the JFET is also off due to the fact that v gsJ is lower than the pinch-off voltage of the normally-on JFET (V po ). At t 1 , the output voltage of the driver rises to its high level value. At this point, it is known that the gate to source voltage of the MOSFET (v gsm ) increases as shown Fig.  1 . In real world the evolution of v gsm will be an exponential waveform due to the gate resistance of the MOSFET. This transition is completed at t 2 when the threshold voltage of the MOSFET (V th ) is reached. 
2) Interval [t 2 , t 3 ]
From t 2 , the current through the drain of the MOSFET (i dm ) increases due to the fact that v gsm is greater than its threshold voltage (i.e. i dm =g m (v gsm -V th ), where g m is the trasconductance of the MOSFET). However, the JFET is still off and no current flows from the inductor through the cascode configuration (i dJ =0, where i dJ is the drain current of the JFET). The drain current of the MOSFET discharges its drain to source capacitance (C dsm ), so v dsm decreases and therefore v gsJ increases until V po . During this interval a "small" Miller effect takes place due to the gate to drain capacitance of the MOSFET (C gdm ) and it is highlighted in v gsm (Fig. 1) . Taking into account the previous considerations, the proposed equivalent circuit to study this interval is shown in Fig.  3a . As you can see, the driver source has been modeled as a current source due to the fact that a Miller effect takes place and constant current (I) is injected through the gate of the MOSFET. As, i dJ is zero, then the current source which models the current channel of JFET is eliminated (i.e., g J (v gsJ -V po ) current source in Fig. 2b ).
In order to analyze the evolution of the v gsm voltage, the equivalent circuit of Fig. 3b can be obtained from circuit of (5) Figure 4a shows the evolution of v gsm for different driver currents following the before mentioned circuit (Fig. 3b) with data both of a real SiC JFET (SJDP120R085) and of a real Si low-voltage MOSFET (IRF7455). In this case, the transconductance of the MOSFET has been parameterized from the datasheet. As you can see in Fig. 4a , a Miller effect takes place in this transition as has deduced. However, the time spent in this transition is defined by the decrease of v dsm until V po is reached (more or lees this voltage fall is between 10 V to 15 V) . Figure 4b shows the evolution of v dsm . The discharge of C eq2 by the action of I eq1 defines a [t 2 , t 3 ] interval between 1 ns and 3 ns. Therefore the real evolution of v gsm is shown in Fig. 3c . Really, at the present interval a Miller effect takes place, but as the interval is so short, the effect is almost unappreciable in v gsm (Fig. 1) . At this point, a comparison with normally-on JFET must be established because it is known that Miller effect is appreciable at its gate to source voltage. It is known that the interval of duration of the Miller plateau is defined by the discharge of the drain to source parasitic capacitance by the action of the driver discharging the Miller capacitance. Therefore, the time spent by the driver to discharge Miller capacitance to zero is greater because its initial voltage is much higher (in the proposed case it is hundred of volts). For this reason, Miller effect is appreciable at the gate to source voltage of a JFET operating alone.
Coming back to the cascode configuration, it should be noted that no coexistence between the drain to source voltage in the JFET (v dsJ ) and i dJ takes place in this interval as a difference from the transition in the case of JFET operating alone, when Miller effect appears (i.e. in the case of JFET this interval defines a great amount of power losses of the turn-on due to the coexistence of voltage and current at its output). However, in the case of the cascode configuration, there is power dissipated when the C dsm is discharged thought the MOSFET channel. It is important to say that these power losses are lower than the power losses introduced at later intervals of the turn-on. It is obvious that the shorter this interval, the lower losses. Taking into account (4) and (5), from the point of view of the choice of low-voltage MOSFET, g m must be as high as possible and all capacitances of the power MOSFET must be as low as possible. A sensitivity analysis of C eq2 has been carried out varying each MOSFET capacitance (from 0.5C to 2C, being C the value of the selected capacitance, keeping constant the rest of capacitances). The results of this study highlight the influence of C dsm in C eq2 . Finally, Figure 4d shows the evolution of v gsm (during [t 2 , t 3 ] interval) choosing a real low-voltage MOSFET (MTB75N03) with higher parasitic capacitances. As you can see, the choice of a low-voltage MOSFET with higher parasitic capacitances extends this interval in comparison with Fig. 4c .
3) Interval [t 3 , t 4 ]
The gate to source voltage of the MOSFET increases again by the driver current through the gate resistor as an exponential waveform. Also, v gsJ increases in this case above V po . Furthermore, C dsm is fully discharged. At this point, the current begin to flow through the JFET, so i dJ increases (Fig. 1) . The channel of the MOSFET was created at t 2 and the channel of the JFET at the beginning of this interval is starting to be created, therefore it seems obvious that v gsJ and the transconductance of the JFET (g J ) control the start up process of the current through the cascode configuration due to the fact that g J (v gsJ -V po ) << g m (v gsm -V th ) during this interval. In other words, the level of i dJ that the JFET can manage for high values of v dsJ , is much lower than the current that the MOSFET can manage when v dsm is close to zero. For the reasons mentioned before, the transconductance of the low voltage MOSFET has no effect in the coexistence between i dJ and v dsJ in this interval from the point of view of the power losses. However, C dsm is not fully discharged at the beginning of this interval, and therefore, it is fully discharged in this interval (Fig. 1 ) from V po to zero. So higher C dsm values extends its fully discharge, and therefore introduce higher power losses which is important from the point of view of the choice of the low-voltage MOSFET. It is also important to remember that the parasitic capacitances of the MOSFET at low voltages are higher than at high voltage levels, highlighting this effect.
4) Interval [t 4 , t 5 ]
At the beginning both the JFET and the MOSFET manage the inductor current I L . Also, v dsm is almost zero. The equivalent circuit of this interval is shown in Fig. 5 . During this interval v gsm increases as an exponential waveform and v dsJ decreases linearly. As you can see, the effect of the JFET does not affect to the behavior of the MOSFET and vice versa, due to the fact that v dsm is almost zero and it behaves as a resistor. Therefore, the input of the cascode (i.e. v gsm ) and the output of the cascode (i.e. v dsJ ) can be independently analyzed as shown the equivalent circuits of Fig. 5b and Fig. 5c , where: C eq3 =C gdm +C gsm , I eq2 =I L +g J V po and C eq4 =C gdJ +C dsJ
In this interval C dsJ is discharged by the action of the g J (v gdJ -V po ) current source (see Fig. 5 , in this analysis V po <0). Thus, the MOSFET and its driver do not affect the discharge of C dsJ . Therefore, the choice of the low-voltage MOSFET and its driver does not affect the losses corresponding to this interval. However, the evolution of v gsm determines the on resistance of the power MOSFET (R dsm_on ), and therefore, the conduction losses. So from the point of view of the choice of the low-voltage MOSFET C gsm must be as low as possible and the current I as high as possible.
At this point it is important to say that the discharge of C dsJ in the case of a normally-on JFET working alone (without MOSFET in cascode configuration) is different as was mentioned before due to the fact that it depends on the driver current and the Miller capacitance. So the coexistence of v dsJ and i dJ strongly depends on the driver current (I) and Miller capacitance in this case.
5) Interval [t 5 , t 6 ]
Once v dsJ is zero, v gsm is increased in order to reduce R dsm (Fig. 1) .
B) Switching behavior at turn-off
Following the same procedure mentioned before for the turnon, now the turn-off process of the cascode configuration will be studied. Figure 6 shows the waveforms of the turn-off of the cascode over an inductive load circuit. 
a) Interval [t 1 , t 2 ]
Prior to t 1 , the output voltage of the driver is at its maximum value and the low-voltage MOSFET is on, so v dsm is zero. This voltage is applied between the gate and the source of the JFET (v gdJ =-v dsm ), and therefore, the JFET is also on due to the fact that v gsJ is higher than V po (e.g. v gsJ ≈0 while V po =-5 V). This interval starts at t 1 , when v gsm decreases and ends at t 2 , when v gsm reaches I L /g m value (Fig. 6) .
b) Interval [t 2 ,t 3 ]
From t 2 the MOSFET is being turned-off, and therefore v dsm begins to increase by the action of the inductor current (I L ) which is flowing through the JFET charging C dsm . It is important to say that in this interval the v dsm level is very low. The value of C dsm at this v dsm level (remember C dsm decrease as its voltage increase) is very high in comparison to its value at higher v dsm levels. Due to this fact, a dead time appears between the decrease of v gsm and the increase of v dsm . Also, during this interval v gsm reaches zero.
In this interval, coexistence between I L and v dsm appears in the output of the low-voltage MOSFET. The dead time is defined by the charge of C dsm . As C gsm is high, the charge process is slow. Therefore, from the point of view of the selection of the lowvoltage MOSFET, low C gsm at low voltages must be chosen in order to decrease the power losses in this transition.
Also, v dsm is applied between the gate and the source of the JFET (v gsJ =-v dsm ) and this interval ends when v gsJ decreases until V po . It is important to say that this transition does not appear in the turn-off of a normally-on JFET used alone.
c) Interval [t 3 , t 4 ]
At the beginning of this interval, v dsm continues to increase and it is clamp to a voltage defined by the leakage current of the JFET when it is off (V i ). It is important to say that this transition is very short due to the fact that C dsm values at this v dsm level is much lower than in the previous interval. In this case the same considerations of the previous interval about C dsm can not be taken into account from the point of view of power losses because there is no coexistence voltage and current at the output of the MOSFET due to the fact that v gsm <V th .
Also, at the beginning of this interval the JFET is off and the diode is off. The equivalent circuit of this interval is shown in Fig.  7 . In this case, a current divider is created between JFET capacitances (C dsJ and C gdJ ) and diode Schottky capacitance (C d ) as shown Fig.7b . At this point, a step in i dJ should take place because current I L must charge not only C dsJ and C gdJ but also discharge C d (Fig. 6 ). However in real world the parasitic impedances (inductances and capacitances between the source of the MOSFET and the ground of the circuit) causes a more softly transition, shown in Fig. 6 in the evolution of i dJ (dotted line).
The end of this interval is defined by the total discharge of C d and the total charge of (C dsm +C dsm ) in Fig. 6 (equivalent to the charge of both C dsm +C dsm and the discharge of C d ). This interval is defined by the coexistence of i dJ and v dsJ in turn-off transition.
It is important to say that this effect (i.e. current divider with C d ) will be due to the fact that a Schottky diode is used in the circuit as a freewheeling diode. Also, this effect can appear in turn-off transition of a JFET working alone. 
d) Interval [t 4 ,t 5 ]
In this interval, the diode is on and I L is completely conducted by the diode just at the end of this interval (Fig. 6 ).
II. CONTINUOUS CONDUCTION MODE OPERATION
The purpose of this section is to experimentally analyze both switching transitions for the single JFET and cascode configuration and verify the before presented model of switching of the cascode configuration versus JFET. To achieve this goal it is necessary that the proposed converter, boost, operates in CCM with hard switching conditions in order to keep the existence of losses in both transitions and, hence, the information about the switching process in both turn-on and turn-off. In the case of the cascode configuration, two different low-voltage Si MOSFETs with different parasitic capacitances have been tested to prove all key points of the before presented model.
A. Converter specifications and its components.
The proposed boost converter operates at an input voltage of 150 V dc and the output voltage is 400 V dc . The selected output power for this analysis is 600 W and, as the main goal is to study both switching transitions of the main switch, the CCM has been initially chosen. The switching frequencies in this conduction mode go from 100 kHz to 200 kHz in order to keep the switching losses under a reasonable value.
The output rectifier of the boost converter is a SiC-Schottky diode with a maximum breakdown voltage of 600 V. The reason to choose this diode is to avoid the high reverse recovery current of a Si diode that would influence excessively in the turn-on losses of the main switch. The devices under test are a SiC JFET SJDP120R085 and two cascode configuration: SJDP120R085+IRF7544 and SJDP120R085+MTB75N03. In the case of the cascode configuration a commercial driver has been used. However, the normally-on characteristic of the SiC JFET makes it necessary to implement a new driver to properly control this device (i.e. the device has the channel created when 0 V are applied between its gate-source terminals and can drive current).
B. Switching behaviour.
In order to verify the proposed analysis for the cascode configuration and to determine the differences in the switching process between the single JFET and the cascode configuration, the boost converter operates initially in CCM with hard switching conditions at a frequency of 100 kHz. This way, neither turn-on nor turn-off losses can be neglected. The switching losses are calculated from the waveforms data of the drain current of the transistors and their drain-source voltage obtained with the oscilloscope (Fig. 8, Fig. 9 and Fig. 10 ). Figure 8a shows the drain current, the gate-source voltage and the output voltage of the cascode SJDP120R085/IRF7455. Also the drain to source voltage of the low-voltage MOSFET has been measured. Figure 8b represents the same waveforms for the cascode SJDP120R085/MTB75N03. The waveforms for both cascodes are very similar. Also, all the transitions described in the previous study are highlighted in the plots (white color). As can be seen, experimental results match with the proposed intervals of the turn-on: the charge of v gsm [t 1 However, some real effects appear in the waveforms which have not been explained before. For example in the [t 3 , t 4 ] interval the decrease of the v gdm is reflected in v dsJ . This is due to the parasitic inductance in the connection between the drain of the cascode and the anode of the Schottky diode. Also, some ringing is appreciated in real waveforms that have been neglected in theoretical analysis. Figure 10a shows the same waveforms for the turn-on of JFET SJDP120R085 when is working alone. As was previously mentioned, the switching transition is different. In this case a Miller plateau appears in v gsJ when the drain to source voltage of the JFET decreases to zero. Also, the time of this interval is defined by the C gsJ and the driver current. Now, the experimental results of the turn-off will be presented. Figure 9a shows the drain current, the gate-source voltage and the output voltage of the cascode SJDP120R085/IRF7455. In this case, the drain to source voltage of the MOSFET has been measured too. Figure 9b represents the same waveforms for the cascode SJDP120R085/MTB75N03. All the transitions described in the previous study are highlighted in the plots (white color). As can be seen, experimental results match with the proposed intervals of the turn-off: the decrease of v gsm [t 1 , t 2 ], the discharge of C dsm which introduces a delay [t 2 , t 3 ], the fall of i dJ and the rise of v dsm imposed by the current divisor formed by C d and C dsJ [t 3 , t 4 ] and the current going through the diode [t 4 , t 5 ]. As in the case of the turn-on, the experimental results match with the proposed intervals defined in the theoretical analysis of the turn-off. In this case the waveforms for both cascodes are different due to the delay imposed by C dsm capacitance (i.e C dsmIRF7544 < C dsm MTB75N03 ) in the interval [t 2 , t 3 ]. Furthermore, the effect of the parasitic inductance between the source of the MOSFET and ground of the setup can be seen in i dJ .
In this case also some real effects appear due to parasitic inductances in experimental results. Some kind of Miller effect appears in v gsm due to parasitic inductance between the source of the MOSFET and the ground of the setup when v dsm starts to grow (interval [t 1 -t 2 ]). Figure 10b shows the same waveforms for the turn-off of JFET SJDP120R085. No delay appears due to C dsm . In other words, when v gsJ reaches V po then v dsJ begin to decrease with no great delay due to C dsm of the low-voltage MOSFET. In this case a Miller plateau appears when v dsJ decreases. Finally, the coexistence of i dJ and v dsJ determines the power losses of turn-off transition in JFET and the energy stored mainly in C dsJ and C dgJ . As you can see, the coexistence of v dsJ and i dJ is more or less similar to the cascodes.
C. Switching energies.
The switching energies of both transitions are calculated from the experimental data of the waveforms depicted in Fig. 8, Fig. 9 and Fig. 10 by making the product of i dJ and v dsJ and integrating the result. To carry out the measurements, the used probes have been previously calibrated to avoid possible delays between them and errors in the gain, increasing the precision. The experimental setup does not make possible the characterization of the devices under tests in terms of giving a precise value of the switching losses although it is perfectly valid to compare the different devices. Furthermore, the purpose of this paper is not to provide a precise model to obtain the losses but to estimate the differences in the switching process of both SiC-based solutions. Figure 11a depicts the switching energies for the three tested devices (i.e. single JFET, cascode with IRF7455 and cascode with MTB75N03) at a switching frequency of 100 kHz and an output power of 600 W. Looking at this figure, it is noticeable that the difference between the switching energies in the turn-off of the JFET and the cascode with two different low-voltage MOSFETs is almost imperceptible. There is, however, a remarkable variation in the turn-on energy between these three set-ups, highlighting the JFET as the main switch with the best behavior in this transition. This is due to the fact that driver used (i.e. IC EL7156 of INTERSIL ®; 3.5 A peak) discharge Miller capacitance of JFET faster than the product of g m and (v gsm -V th ) that defines the same discharge in cascode configuration. Obviously, the cascode worsens its behavior remarkably when a low-voltage MOSFET with both higher parasitic capacitances and lower g m is used in [t 2 , t 3 ] and [t 4 , t 5 ], as was deduce in the theoretical analysis. However, this effect is only noticeable in the turn-on process at this switching frequency. In other words, the delay imposed by C dsm in cascode configuration does not appear at this switching frequency.
The same waveforms, but in this case with the converter operating at a switching frequency of 200 kHz are depicted in Fig. 11b . These waveforms are similar to the ones of Fig. 11a , although some little differences can be remarked. For example, the cascode configuration has lower turn-off energy than the single JFET. The conclusions extracted from the turn-on energies are the same as in the case in which the converter operates at a switching frequency of 100 kHz and they verify that turn-off transition of cascode configuration is better than JFET configuration. Also, the effect of the C dsm delay appears in cascode configuration energy results, making worse the transition of SJDP120R085/MTB75N03 cascode due to its greater C dsm .
D. Efficiency results.
As it was mentioned, all the components of the boost converter are the same for the different configurations under test with the exception of the main switch. As the output power is also the same, the capacitor losses, the inductor losses and the output diode losses can be considered equal. Moreover, the R dsm of the two low-voltage MOSFETs used in the cascode configuration is ten times smaller than the one of the JFET. This difference in the R dsm between the cascode and the JFET working alone yields a theoretical variation of 0.08 W in the conduction losses for a power of 600 W, making feasible the consideration of this term of losses as constant. With these simplifications done, it is possible to consider the efficiency of the converter as a fair magnitude to compare the switching losses of the devices under test. Due to the fact that the converter operates in CCM, the efficiency only points out the difference in the overall switching losses between the different configurations, not being possible the comparison between the turn-on and turn-off losses of the devices under test.
The measured efficiency as a function of the switching frequency for the different configurations of the main switch in the boost converter operating in CCM at 600 W is depicted in Fig. 12 . In this conduction mode, the JFET shows the best results in terms of efficiency at 100 kHz, followed by the cascode IRF7455 and the cascode MTB75N03, mainly due to the difference in the turn-on energies presented before (the turn-off energies at 100 kHz are roughly the same). At 200 kHz, the turnoff energies of the two different cascodes are slightly lower than the JFET ones as it can be extracted from Fig. 11b . However, this difference is much smaller than the improvement in the turn-on energy of the JFET with respect to both cascode configurations and, therefore, the total switching energy in the JFET is the lowest one. This explains the fact that for higher frequencies the difference in the efficiency is bigger between the tested configurations. All these results point out that the single JFET is the best option in CCM in terms of efficiency.
It should be noted that all the energy involved in the turn-off when the converter is operating in the CCM is totally dissipated, one part in the turn-off process itself and another part during the turn-on process. Although these results show the better overall switching behavior of the single JFET, the results of efficiency does not allow distinguishing between the two terms of switching losses of the devices under test. In order to compare directly only one term of the switching losses and verify the theoretical conclusions previously extracted the boost converter has been tested in DCM. In this conduction mode, the turn-on losses can be eliminated by achieving Zero Voltage Switching (ZVS) in the main switch [17] [18] [19] . Moreover, as a difference with CCM, in this mode of operation part of the energy involved in the turn-off (the one stored in the device output capacitor) is recovered. Therefore, in this case the switching energies calculated are not equivalent to switching losses. As a result, the differences in the turn-off losses can be analyzed with more accuracy. 
III. DISCONTINUOUS CONDUCTION MODE OPERATION
DCM has also been used in the boost converter to study the turn-off switching process of the main switch for two reasons. First, with this conduction mode ZVS at turn-on of the main switch can be achieved and, hence, turn-on losses can be neglected and only turn-off losses of this switch have to be taken into account. Second, as the overall switching losses of the main switch are reduced significantly the switching frequency can be increased, making the differences in the turn-off energies of the different configurations more noticeable in terms of the efficiency. In this conduction mode, only the single JFET and the cascode with IRF7455 are going to be tested.
A. Converter specifications and its components.
The specifications of the boost converter for this conduction mode are the same as in CCM (i.e. input and output voltages of 150 V and 400 V respectively and output power of 600 W) with the exception of the frequency that, as the overall switching losses are significantly reduced by achieving ZVS, can go from 100 kHz up to 1 MHz. It is important to say that the behavior of SiC Schottky diode is better than Si Ultrafast diode, even if ZVS is achieved in the turn-on of the diode [19] , for this reason the SiC Schottky diode is also used in DCM.
In this conduction mode, the ZVS is obtained by means of discharging the output capacitance of the transistor completely before turning it on. As it is obvious, the equivalent output capacitance of the cascode and the JFET working alone are different because of the addition of the low-voltage MOSFET. Therefore, slightly modifications have to be done in the value of the converter inductor (by changing the gap of the inductor) in order to obtain ZVS.
B. Switching energies and efficiency results
In this particular DCM operation, as it was described before, ZVS is achieved in the turn-on of the main switch. As a result, the switching losses that have to be taken into account in this device are only the turn-off losses due to the fact that turn-on losses are negligible. It should be noted that not all the energy involved in the turnoff process is dissipated into the semiconductor devices (either cascode configuration or JFET working alone) during the turnoff. A considerable part of this energy (95% of the total turn-off energy of the cascode configuration and about 70% of that energy in the case of the JFET working alone) is stored into parasitic capacitances and finally recovered in the turn-on process.
The measured efficiency of the boost converter operating in DCM at an output power of 600 W for the two different configurations under test is depicted in Fig 13b. The turn-off losses at 100 kHz are practically identical in the case of the cascode with IRF7455 and the JFET and, as a result, the measured efficiency is almost the same at this frequency. Nevertheless, as the switching frequency increases, slight differences in the turn-off energy of the main switch represent a big amount of switching losses and, consequently, this has a great impact on the efficiency. The representation shows an improvement of 0.5% in the case of the cascode at 400 kHz and 2% at 1 MHz, making this configuration the most suitable for high switching frequencies in DCM when ZVS is achieved.
At low frequency the DCM present a lower efficiency than CCM mainly due to the fact that the conduction losses in all the components are bigger because of the higher current ripple that leads to higher rms values. However, when the frequency increases and the switching losses become more important, DCM has higher values of efficiency.
IV. CONCLUSIONS
The switching performance of two of the most widespread solutions using SiC high-voltage devices (i.e. SiC normally-on JFET and SiC JFET/Si MOSFET cascode configuration) has been studied and compared in this paper. First, a theoretical analysis of cascode configuration in both switching transitions has been presented. The main differences in comparison with the traditional normally-on JFET transitions have been highlighted in this study. Conclusions about both its transitions and the influence of this component in the switching behavior of the cascode have been presented too. To verify the theoretical results some tests have been carried out in CCM in order to obtain information of the performance in both switching transitions. The selected topology to test the different configurations has been a 600-W boost converter due to its simplicity and its low number of components.
The study carried out in this paper confirms that the overall switching losses in CCM of the JFET are lower, making it more suitable to operate in this mode in terms of the global efficiency of the converter. Nevertheless, the lower turn-off losses of the cascode highlight this device as the most appropriate one for DCM when ZVS is achieved at the turn-on of the main switch.
